Tag Archives: fpga

Flash Glitching to Recovery Bootloaders

Occasionally, one comes across an interesting attack which is beautiful in both it’s simplicity and effectiveness. Earlier this week, I read a post around glitching Flash chips to get to recovery bootloaders (unfortunately, I didn’t save the link), and earlier today … Continue reading

Posted in Bards, Computers, Jesting | Tagged , , , | Leave a comment

Reference – Setting up Digilent Arty with Vivado 2017.3

This post documents the process needed to program a Digilent Arty board, using the Vivado 2017.3 software with a Verilog “hello world” project. Unfortunately, the Vivado software is confusing at best, and the 2017 version contains a few key differences … Continue reading

Posted in Bards, Computers, Jesting | Tagged , , , | Leave a comment